Architectural Design of Digital Integrated Circuits

By Prof. Indranil Hatai | IIT Kharagpur

Learners enrolled: 1281

Digital arithmetic plays an important role in the design of general-purpose digital processors and of embedded systems for signal processing, graphics, and communications. In spite of a mature body of knowledge in digital arithmetic, each new generation of processors or digital systems creates new arithmetic design problems. Designers, researchers, and graduate students will find solid solutions to these problems in this course. This course explains the fundamental principles of algorithms available for performing arithmetic operations on digital computers. These include basic arithmetic operations like addition, subtraction, multiplication, and division in fixed-point and floating-point number systems as well as more complex operations such as square root extraction and evaluation of exponential, logarithmic, and trigonometric functions. The algorithms described are independent of the particular technology employed for their implementation.

INTENDED AUDIENCE : Computer Science, Electrical Engineering, Electronics & Communication Engineering
PREREQUISITES : Basic Digital Electronics Design.
INDUSTRY SUPPORT : Intel, Samsung, Freescale, Texas Instruments

Summary

Course Status :	Completed
Course Type :	Elective
Duration :	12 weeks
Category :	Electrical, Electronics and Communications Engineering
Credit Points :	3
Level :	Undergraduate/Postgraduate
Start Date :	24 Jan 2022
End Date :	15 Apr 2022
Enrollment Ends :	07 Feb 2022
Exam Date :	23 Apr 2022 IST

Note: This exam date is subjected to change based on seat availability. You can check final exam date on your hall ticket.

Page Visits

Course layout

Week 1: Efficient technique/s for Algorithm to Architecture Mapping

Week 2: Efficient technique/s for Algorithm to Architecture Mapping

Week 3: Recent Trends on Adder/Subtractor Design
Week 4: Recent Trends on Multiplier/Divider Design
Week 5: Efficient VLSI Architectures for Various DSP blocks (FIR filter, CORDIC, FFT etc)
Week 6: Efficient VLSI Architectures for Various DSP blocks (FIR filter, CORDIC, FFT etc)
Week 7: Fundamentals of Efficient Design and Implementation strategies of Digital VLSI Design (Clock Tree synthesis, Timing Closure, Synthesis)
Week 8: Fundamentals of Efficient Design and Implementation strategies of Digital VLSI Design (Clock Tree synthesis, Timing Closure, Synthesis)
Week 9: Static Timing Analysis

Week 10: Clock Skew

Week 11: VLSI Interview FAQs

Week 12: Tips and tricks for Digital VLSI based IC design

Books and references

1.Computer Arithmetic (B. Parhami)

2.Digital Arithmetic (M. D. Ercegovac and T. Lang)

3.Advanced Arithmetic for the Digital Computer (K. Ulrich)

Instructor bio

Prof. Indranil Hatai

IIT Kharagpur

Indranil Hatai received his B.E. degree in Electronics and Communication Engineering from University of Burdwan, West Bengal, India and the M.S. (by research) and the Ph.D degree in Microelectronics and VLSI design from the department of Electronics and Electrical Communication Engineering, Indian Institute of Technology Kharagpur, India. Presently he is an Adjunct Professor in the Myanmar Institute of Information Technology, Mandalaya Myanmar. His research interest includes reconfigurable architecture of digital filters, FPGA based system design, software defined radio and VLSI based signal processing system design. He has served as a reviewer for IEEE Transactions on Circuits and System I: Regular Papers, IEEE Transactions on Signal Processing Letters, IEEE Transactions on Signal Processing, IEEE Transactions on very Large Scale Integration (VLSI) Systems and IEEE Transactions on Computer Aided Design for Integrated Circuits.

Course certificate

The course is free to enroll and learn from. But if you want a certificate, you have to register and write the proctored exam conducted by us in person at any of the designated exam centres.
The exam is optional for a fee of Rs 1000/- (Rupees one thousand only).
Date and Time of Exams: 23 April 2022 Morning session 9am to 12 noon; Afternoon Session 2pm to 5pm.
Registration url: Announcements will be made when the registration form is open for registrations.
The online registration form has to be filled and the certification exam fee needs to be paid. More details will be made available when the exam registration form is published. If there are any changes, it will be mentioned then.
Please check the form for more details on the cities where the exams will be held, the conditions you agree to when you fill the form etc.

CRITERIA TO GET A CERTIFICATE

Average assignment score = 25% of average of best 8 assignments out of the total 12 assignments given in the course.
Exam score = 75% of the proctored certification exam score out of 100

Final score = Average assignment score + Exam score

YOU WILL BE ELIGIBLE FOR A CERTIFICATE ONLY IF AVERAGE ASSIGNMENT SCORE >=10/25 AND EXAM SCORE >= 30/75. If one of the 2 criteria is not met, you will not get the certificate even if the Final score >= 40/100.

Certificate will have your name, photograph and the score in the final exam with the breakup.It will have the logos of NPTEL and IIT Kharagpur .It will be e-verifiable at nptel.ac.in/noc.

Only the e-certificate will be made available. Hard copies will not be dispatched.

Once again, thanks for your interest in our online courses and certification. Happy learning.

- NPTEL team

SWAYAM Helpline / Support